

Art Unit: 2663

CLMPTO

1/21/05

JJD

CANCEL CLAIMS X-33 AND 41-144

34. In combination for use in a system providing signals having individual ones of a plurality of analog levels to represent information and including a hub and a computer displaced from the hub and including a plurality of twisted pairs of wires extending between the hub and the computer, 65 one of the twisted pairs of wires providing only for the transmission of the signals from the computer to the hub, a second one of the twisted pairs of wires providing only for the reception at the computer of the signals from the hub, third and fourth ones of the twisted pairs of wires selectively providing for the transmission of the signals from the computer to the hub and the reception at the computer of the signals from the hub,

first means responsive at the computer to the signals received at the second, third and fourth ones of the twisted pairs for providing a digital conversion of such signals at a particular value of frequency,

timing recovery means responsive at the computer to the digital conversions from the first means for regulating at the particular value the frequency of the digital conversions by the first means, and

digital adaptive equalizer means responsive at the computer to the signals from the first means for selecting individual ones of the analog levels closest in magnitude to the digital conversions from the first means.

Best Available Copy

- 35. In a combination as set forth in claim 34,**  
**second means responsive at the computer to the received signals for providing an automatic gain control of such signals and for introducing such signals to the first means, and**  
**third means responsive at the computer to the digital conversions from the first means for regulating the gain of the signals from the second means at a particular value,**  
**the digital adaptive equalizer means being responsive to the digital conversions from the first means for selecting the individual ones of the analog levels closest in magnitude to the digital conversions from the first means.**
- 36. In a combination as set forth in claim 34,**  
**second means responsive at the computer to the signals from the digital adaptive equalizer means for recovering the information represented by the analog levels selected by the digital adaptive equalizer means.**
- 37. In a combination as set forth in claim 34,**

the received signals being in the form of packets each including a plurality of timing signals in a preamble at the beginning of such packet and including data signals after the preamble, and

the timing recovery means including second means responsive to the timing signals in each packet for regulating at the particular value the frequency at which the first means provides a digital conversion of the signals received at the computer.

38. In a combination as set forth in claim 34,

the received signals being in the form of packets each including a plurality of timing signals at the beginning of such packet and including data signals after the preamble,

the timing recovery means including second means responsive to the timing signals in each packet for regulating at the particular value the frequency at which the first means provides the digital conversion of the data signals received at the computer in each packet, and

third means responsive to the analog levels selected by the digital adaptive equalizer means for the data signals in each packet for recovering the data represented by such selected analog levels.

39. In a combination as set forth in claim 35,

the received signals being in the form of packets each including a plurality of timing signals at the beginning

of such packet and including data signals after the preamble,

the timing recovery means including fourth means responsive to the timing signals in each packet for regulating at the particular value the frequency at which the first means provides a digital conversion of the signals received at the computer in each packet, and fifth means responsive to the analog levels selected by the digital adaptive equalizer means in each packet for recovering the data represented by such selected analog levels.

40. In a combination as set forth in claim 38,

fifth means disposed at the computer for regulating at the particular value, in accordance with the pattern of successive ones of the signals in each packet, the frequency at which the first means provides a digital conversion of the signals received at the computer.

Add the following new claims:

- Sub B<sup>2</sup> 145. An apparatus that is adapted to be coupled to at least one pair of twisted wires that carry a multi-level signal, comprising:
- 3 an analog to digital converter for digitally converting the multi-level signal at
  - 4 a particular rate;
  - 5 a timing recovery circuit for regulating the particular rate at which said analog
  - 6 to digital converter converts the multi-level signal; and,
  - 7 a digital adaptive equalizer for receiving the digitally converted multi-level
  - 8 signal and selecting one of a plurality of levels. ..

-- 146. The apparatus of claim 145, further comprising an automatic gain control circuit coupled to said analog to digital converter. --

-- 147. The apparatus of claim 145, further comprising a decoder circuit coupled to said digital adaptive equalizer. --

-- 148. The apparatus of claim 147, further comprising a media access controller coupled to said decoder circuit. --

-- 149. The apparatus of claim 145, wherein said digital adaptive equalizer includes a feedforward equalizer, a data slicer and a decision feedback equalizer. --

-- 150. The apparatus of claim 145, wherein said timing recovery circuit regulates the particular rate in accordance with a product of a plurality of peak signal samples. --

*B5*  
-- 151. An apparatus that is adapted to be coupled to at least one pair of twisted wires that carry a multi-level signal transmitted at a transmission rate of at least 25 megasymbols per second, comprising:

an analog to digital converter that is responsive to the multi-level signal transmitted at the transmission rate of at least 25 megasymbols per second;  
a clock recovery circuit coupled to said analog to digital converter; and,  
a digital adaptive equalizer coupled to said analog to digital converter. --

Kindly cancel claims 152-162.

---

163. (Amended) A method for recovering a plurality of analog levels defining information signals transmitted on at least one pair of twisted wires comprising:

converting the plurality of analog levels defining information signals to corresponding digital information signals at a particular rate;

regulating the particular rate of conversion; and

identifying one of the digital information signals with a level corresponding most closely to one of the plurality of analog levels defining information signals.

164. (Amended) The method of claim 163, wherein the particular rate is regulated in accordance with a product of a plurality of signal samples.

---

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000

-- 165. The method of claim 163, wherein the particular rate is at least 25 megasymbols per second. --

166. (Amended) The method of claim 163, and further comprising decoding the identified digital information signal.

Kindly add new claims 167-213 as follows:

167. (New) An apparatus that is adapted to be coupled to at least one pair of twisted wires that carry a plurality of analog levels defining information signals, comprising:

a clock arranged to generate clock signals having a phase;

an analog to digital converter arranged to convert the plurality of analog levels to corresponding information digital signals in response to the clock signals;

a timing recovery circuit arranged to shift the phase of the clock signals so that the time at which the analog to digital converter samples the analog levels is adjusted; and

a digital adaptive equalizer arranged to receive the digital information signals and to identify one of the digital information signals with a level corresponding most closely to one of the plurality of analog levels defining information signals.

168. (New) The apparatus of claim 167, further comprising an automatic gain control circuit coupled to said analog to digital converter.

169. (New) The apparatus of claim 167, further comprising a decoder circuit coupled to said digital adaptive equalizer.

170. (New) The apparatus of claim 169, further comprising a media access controller coupled to said decoder circuit.

171. (New) The apparatus of claim 167, wherein said digital adaptive equalizer includes a feedforward equalizer, a data slicer and a decision feedback equalizer.

172. (New) The apparatus of claim 167, wherein said timing recovery circuit shifts the phase of the clock signals in accordance with a product of a plurality of signal samples.

173. (New) The apparatus of claim 167, wherein the twisted wires further carry analog timing signals, wherein the analog to digital converter is arranged to convert the analog timing signal to corresponding timing digital signals in response to the clock signals, and wherein the timing recovery circuit is arranged to shift the phase of the clock signals in response to the timing digital signals.

174. (New) The apparatus of claim 173 wherein the timing recovery circuit is arranged to shift the phase of the clock signals in response to both the timing digital signals and the information digital signals.

175. (New) The apparatus of claim 167, wherein the plurality of analog levels defining information signals comprises more than two analog levels.

176. (New) A method for recovering a plurality of analog levels defining information signals transmitted on at least one pair of twisted wires comprising:

generating clock signals having a phase;

converting the plurality of analog levels to corresponding digital information signals in response to the clock signals;

shifting the phase of the clock signals so that the time at which the converting occurs is adjusted; and

identifying one of the digital information signals with a level corresponding most closely to one of the plurality of analog levels defining information signals.

177. (New) The method of claim 176, wherein said shifting comprises shifting the phase of the clock signals in accordance with a product of a plurality of signal samples.

178. (New) The method of claim 176 and further comprising decoding the identified digital information signals.

179. (New) The method of claim 176, and further comprising a method of recovering analog timing signals wherein the converting also comprises converting the analog timing signals to corresponding timing digital signals in response to the clock signals, and wherein the shifting comprises shifting the phase of the clock signals in response to the timing digital signals.

180. (New) The method of claim 179 wherein the shifting comprises shifting the phase of the clock signals in response to both the timing digital signals and the information digital signals.

181. (New) The method of claim 176, wherein the plurality of analog levels defining information signals comprises more than two analog levels.

182. (New) The apparatus of claim 145, wherein the twisted wires further carry analog timing signals, wherein the analog to digital converter is arranged to convert the analog timing signals to corresponding timing digital signals in response to the clock signals, and wherein timing recovery circuit is arranged to regulate the rate of the clock signals in response to the timing digital signals.



183. (New) The apparatus of claim 182 wherein the timing recovery circuit is arranged to regulate the rate of the clock signals in response to both the timing digital signals and the information digital signals.

184. (New) The apparatus of claim 145 wherein the plurality of analog levels defining information signals comprises more than two analog levels.

185. (New) The method of claim 163, and further comprising a method of recovering analog timing signals wherein the converting also comprises converting the analog timing signals to corresponding timing digital signals at the particular rate, and wherein the regulating comprises regulating the particular rate in response to the timing digital signals.

186. (New) The method of claim 185 wherein the regulating comprises regulating the particular rate in response to both the timing digital signals and the information digital signals.

187. (New) The method of claim 163 wherein the plurality of analog levels defining information signals comprises more than two analog levels.

188. (New) An apparatus that is adapted to be coupled to at least one pair of twisted wires that carry a multi-level signal, comprising:

an analog to digital converter for digitally converting the multi-level signal at a particular rate;

a timing recovery circuit for regulating the particular rate at which said analog to digital converter converts the multi-level signal in accordance with a product of a plurality of peak signal samples; and,

a digital adaptive equalizer for receiving the digitally converted multi-level signal and identifying one of a plurality of levels.

189. (New) An apparatus that is adapted to be coupled to at least one pair of twisted wires that carry a multi-level signal transmitted at a transmission rate of at least 25 megasymbols per second, comprising:

an analog to digital converter that is responsive to the multi-level signal transmitted at the transmission rate of at least 25 megasymbols per second;

a clock recovery circuit coupled to said analog to digital converter that regulates the particular rate in accordance with a product of a plurality of peak signal samples; and,

a digital adaptive equalizer coupled to said analog to digital converter.

190. (New) An apparatus that is adapted to be coupled to at least one pair of twisted wires that carry a multi-level signal, comprising:

an analog to digital converter operating at a particular rate;

a clock recovery circuit coupled to said analog to digital converter that regulates the particular rate in accordance with a product of a plurality of peak signal samples; and,

a digital adaptive equalizer coupled to said analog to digital converter.

191. (New) A method for recovering a multi-level signal transmitted on at least one pair of twisted wires, comprising:

converting the multi-level signal to a digital signal at a particular rate;

regulating the particular rate of conversion in accordance with a product of a plurality of peak signal samples;

equalizing the digital signal; and,

identifying one of a plurality of levels based on the digital signal.

192. (New) Apparatus adapted to be coupled to at least a twisted first wire pair enabling receipt of at least first, second and third discrete analog signal levels with different amplitudes representing information, a twisted second wire pair enabling

receipt of at least fourth, fifth and sixth discrete analog signal levels with different amplitudes representing information and a twisted third wire pair enabling receipt of at least seventh, eighth and ninth discrete analog signal levels with different amplitudes representing information, the analog signal levels being received one discrete signal level at a time, the apparatus comprising:

an analog to digital converter arranged to convert the first discrete analog signal level to a corresponding digital first information signal, to convert the second discrete analog signal level to a corresponding digital second information signal, to convert the third discrete analog signal level to a corresponding digital third information signal, to convert the fourth analog signal level to a corresponding digital fourth information signal, to convert the fifth discrete analog signal level to a corresponding digital fifth information signal, to convert the sixth discrete analog signal level to a corresponding digital sixth information signal, to convert the seventh discrete analog signal level to a corresponding digital seventh information signal, to convert the eighth discrete analog signal level to a corresponding digital eighth information signal and to convert the ninth discrete analog signal level to a corresponding digital ninth information signal; and

circuitry arranged to individually identify each of the first, second, third, fourth, fifth, sixth, seventh, eighth and ninth discrete analog signal levels, to shift in time the first information signal relative to the first discrete analog signal level, to shift in time the second information signal relative to the second discrete analog signal level, to shift in time the third information signal relative to the third discrete analog signal level, to shift in time the fourth information signal relative to the fourth discrete analog signal level, to shift in time the fifth information signal relative to the fifth discrete analog signal level, to

Art Unit: 2663

shift in time the sixth information signal relative to the sixth discrete analog signal level, to shift in time the seventh information signal relative to the seventh discrete analog signal level, to shift in time the eighth information signal relative to the eighth discrete analog signal level and to shift in time the ninth information signal relative to the ninth discrete analog signal level.

193. (New) The apparatus of claim 192 wherein the analog to digital converter is arranged to convert the discrete analog signals levels to corresponding digital information signals at a particular rate and wherein the circuitry comprises a timing recovery circuit arranged to regulate the particular rate at which said analog to digital converter converts the discrete analog signal levels.

194. (New) The apparatus of claim 193 wherein the circuitry comprises a digital adaptive equalizer arranged to identify the discrete analog signal level being received on each of the wire pairs.

195. (New) The apparatus of claim 194 and further comprising an automatic gain control circuit coupled to the analog to digital converter.

196. (New) The apparatus of claim 194 and further comprising a decoder circuit coupled to the digital adaptive equalizer.

197. (New) The apparatus of claim 196 and further comprising a media access controller coupled to said decoder circuit.

198. (New) The apparatus of claim 194 wherein the digital adaptive equalizer includes a feedforward equalizer, a data slicer and a decision feedback equalizer.

B7  
cont.

199. (New) The apparatus of claim 194 wherein said timing recovery circuit regulates the particular rate in accordance with a product of a plurality of signal samples.

200. (New) The apparatus of claim 192 and further comprising a clock arranged to generate clock signals having a phase and wherein the analog to digital converter is arranged to convert the discrete analog signal levels to the corresponding digital information digital signals in response to the clock signals and wherein the circuitry is arranged to shift the phase of the clock signals so that the time at which the analog to digital converter samples the discrete analog signal levels is adjusted.

201. (New) The apparatus of claim 200 wherein the circuitry shifts the phase of the clock signals in accordance with a product of a plurality of signal samples.

202. (New) The apparatus of claim 200 where each of the wire pairs also enables receipt of timing discrete analog signal levels, wherein the analog to digital converter is arranged to convert the timing discrete analog signal levels to corresponding timing digital signals in response to the clock signals, and wherein the circuitry is arranged to shift the phase of the clock signals in response to the timing digital signals.

203. (New) The apparatus of claim 202 wherein the circuitry is arranged to shift the phase of the clock signals in response to both the timing digital signals and the information digital signals.

204. (New) In apparatus adapted to be coupled to at least a twisted first wire pair enabling receipt of at least first, second and third discrete analog signal levels with different amplitudes representing information, a twisted second wire pair enabling

receipt of at least fourth, fifth and sixth discrete analog signal levels with different amplitudes representing information and a twisted third wire pair enabling receipt of at least seventh, eighth and ninth discrete analog signal levels with different amplitudes representing information, the analog signal levels being received one discrete signal level at a time, a method of processing the received discrete analog signal levels comprising:

- converting the first discrete analog signal level to a corresponding digital first information signal;

- converting the second discrete analog signal level to a corresponding digital second information signal;

- converting the third discrete analog signal level to a corresponding digital third information signal;

- converting the fourth discrete analog signal level to a corresponding digital fourth information signal;

- converting the fifth discrete analog signal level to a corresponding digital fifth information signal;

- converting the sixth discrete analog signal level to a corresponding digital sixth information signal;

- converting the seventh discrete analog signal level to a corresponding digital seventh information signal;

- converting the eighth discrete analog signal level to a corresponding digital eighth information signal;

converting the ninth discrete analog signal level to a corresponding digital ninth information signal;

individually identifying each of the first, second, third, fourth, fifth, sixth, seventh, eighth and ninth discrete analog signal levels;

shifting in time the first information signal relative to the first discrete analog signal level;

shifting in time the second information signal relative to the second discrete analog signal level;

shifting in time the third information signal relative to the third discrete analog signal level;

shifting in time the fourth information signal relative to the fourth discrete analog signal level;

shifting in time the fifth information signal relative to the fifth discrete analog signal level;

shifting in time the sixth information signal relative to the sixth discrete analog signal level;

shifting in time the seventh information signal relative to the seventh discrete analog signal level;

shifting in time the eighth information signal relative to the eighth discrete analog signal level; and

shifting in time the ninth information signal relative to the ninth discrete analog signal level.



205. (New) The method of claim 204 wherein each of the converting steps comprises converting one of the discrete analog signals levels to a corresponding one of the information signals at a particular rate and further comprising regulating the particular rate.

206. (New) The method of claim 205 wherein said regulating comprises regulating the particular rate in accordance with a product of a plurality of signal samples.

207. (New) The method of claim 204 and further comprising controlling the gain of the each of the received discrete analog signal levels.

208. (New) The method of claim 204 and further comprising decoding each of the digital information signals.

209. (New) The method of claim 204 and further comprising controlling media access.

210. (New) The method of claim 204 and further comprising generating clock signals having a phase and wherein each of the converting steps comprises converting one of the discrete analog signal levels to one of the corresponding digital information signals in response to the clock signals and wherein each of the shifting steps comprises shifting the phase of the clock signals so that the time at which the converting occurs is adjusted.

211. (New) The method of claim 210 wherein the shifting comprises shifting the phase of the clock signals in accordance with a product of a plurality of signal samples.

212. (New) The method of claim 210 wherein each of the wire pairs enables receipt of timing discrete analog signal levels, wherein the converting further comprises

converting the timing discrete analog signal levels to corresponding timing digital signals in response to the clock signals, and wherein the shifting further comprises shifting the phase of the clock signals in response to the timing digital signals.

213. (New) The method of claim 212 wherein the shifting comprises shifting the phase of the clock signals in response to both the timing digital signals and the digital information signals.

---

Please add the following claims:

214. (New) A communication system for decoding signals having three or more analog signal levels to represent information transmitted by a first computer over a plurality of pairs of twisted wires to a second computer, said communication system including a transceiver comprising:

a plurality of receivers and transmitters operatively coupled to respective ones of said plurality of said pairs of twisted wires, wherein each of said plurality of receivers comprises:

an analog to digital converter;

an automatic gain control circuit; and

a digital adaptive equalizer, said equalizer further comprising a feed forward equalizer, a decision feedback equalizer, and a data slicer;

wherein each of said analog to digital converters sampling said analog signal at a sampling rate, each of said automatic gain control circuits receiving said analog signal from one of said pairs of twisted wires and providing gain control at the input to a respective one of said analog to digital converters, and each of said equalizers producing recovered digital data from said sampled analog signal provided at the input

Art Unit: 2663

of said equalizer; and

wherein said transceiver also includes a plurality of transmitters that simultaneously transmit three or more analog signal levels to said first computer over said plurality of pairs of twisted wires.

215. (New) The system of claim 214, wherein said transceiver combines said recovered data from each of said digital adaptive equalizers into a single recovered digital data stream.

216. (New) The system of claim 215, wherein said single recovered data stream is Ethernet data.

217. (New) The system of claim 214, wherein said communication system is an Ethernet system.

218. (New) The system of claim 214, wherein the digital data is Ethernet data with a data rate of at least 100 Mbps.

219. (New) The system of claim 214, wherein each of said equalizer includes an adder that sums the output of respective ones of said decision feedback equalizers and said feed forward equalizers.

220. (New) The system of claim 219, wherein the digital data is Ethernet data.

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**